Japanese Laid-open Patent

Laid-open Number:

Sho 60-170972

Laid-open Date:

September 4, 1985

Application Number:

Sho 59-26878

Filing Date:

February 15, 1984

Applicant:

Sony Corporation

# Specification

#### 1. Title of the Invention

Thin film semiconductor device

# 2. Scope of Claim

A thin film semiconductor device comprising a predetermined substrate and a thin film semiconductor element formed on the substrate, characterized in that between the substrate and the thin film semiconductor element, a diffusion blocking layer against an impurity ion contained in the substrate is formed.

# 3. Detailed Description of the Invention

## Field of the Industrial Application

The present invention relates to a thin film semiconductor device including a predetermined substrate and a thin film semiconductor element formed on the substrate.

### Background Art and Problems of the Background Art

Up to now, as the thin film semiconductor device of this type, a thin film transistor formed on a quartz substrate has been known, which has been used, for example, for a liquid crystal display. In the thin film semiconductor device using the quartz substrate like the above-mentioned thin film transistor, since a purity of the quartz substrate is high, the semiconductor element is hardly polluted due to an

impurity ion contained in the substrate. For that reason, it is only required to take a measure for preventing the pollution due to the impurity ion entering from the outside of the semiconductor device. However, in recent years, the formation of the thin film semiconductor element on various substrates such as a glass substrate and a ceramic substrate has been also performed. Along with this, the following problems have arisen. That is, in the case of forming a MOS type thin film transistor (hereinafter, referred to as MOS TFT) using the glass substrate, for example, the MOS TFT is polluted by Na<sup>+</sup> or the like contained in the glass substrate in a large amount, with the result that a threshold voltage V<sub>T</sub> is changed during and after production of the MOS TFT.

## Object of the Invention

The present invention has been made in view of the above-mentioned problem and an object of the present invention is to provide a thin film semiconductor device enabling the above-mentioned disadvantages inherent in conventional thin film semiconductor devices to be amended.

#### Summary of the Invention

A thin film semiconductor device according to the present invention includes a predetermined substrate and a thin film semiconductor element formed on the substrate, in which between the substrate and the thin film semiconductor element, a diffusion blocking layer against an impurity ion contained in the substrate is formed. With such a structure, the thin film semiconductor element can be kept from being polluted by the impurity ion contained in the substrate. Thus, it is possible to manufacture the thin film semiconductor device with a high reproducibility as well as to provide the highly reliable thin film semiconductor device.

### **Embodiment**

Hereinafter, referring to the drawing, a description will be given of an embodiment in which a thin film semiconductor device according to the present invention is applied to a MOS TFT.

As shown in the drawing, in the MOS TFT of this embodiment, formed on a glass substrate 1 made of, for example, soda lime glass is a PSG film 2 having a thickness of 5000 Å, for example, as a diffusion blocking layer against an impurity ion. An SiO<sub>2</sub> film 3 having a thickness of 5000 Å, for example, is formed on the PSG film 2. Note that the PSG film 2 and the SiO<sub>2</sub> film 3 as mentioned above can be formed by a CVD method, for example.

A source 5 and a drain 6 which are made of, for example, Al are formed on the above SiO<sub>2</sub> film 3. An amorphous silicon layer 7 is formed on the source 5, the drain 6, and the SiO<sub>2</sub> film 3 as mentioned above. Note that, an active layer 8 for the TFT is formed between the source 5 and the drain 6. Also, formed on the amorphous silicon layer 7 is a gate insulating film 9 constituted of the SiO<sub>2</sub> film. A gate electrode 10 made of, for example, Al is formed on the gate insulating film 9.

In the above embodiment, the PSG film 2 and the SiO<sub>2</sub> film 3 are formed on the glass substrate 1. Further, a thin film semiconductor element, i.e., the MOS TFT composed of the source 5, the drain 6, the gate electrode 10, and the like, is formed on the SiO<sub>2</sub> film 3. Therefore, the following advantages are obtained. That is, the PSG film 2 exerts a diffusion blocking ability especially against alkali ions such as Na<sup>+</sup> and K<sup>+</sup>. As a result, for example, Na<sup>+</sup> contained in the glass substrate 1 is prevented from entering the MOS TFT through the PSG film 2 after or during the production of the MOS TFT. Accordingly, the active layer 8 is not polluted by Na<sup>+</sup> or the like, so that

V<sub>T</sub> changes neither after the production of the MOS TFT nor during the production thereof. For that reason, the MOS TFT can be enhanced in its reliability and at the same time, the MOS TFT can be manufactured with a high reproducibility.

Also, the SiO<sub>2</sub> film 3 having a diffusion blocking ability against phosphorous is formed on the PSG film 2 and hence, upon heat treatment etc., performed for the formation of the MOS TFT, phosphorous contained in the PSG film 2 by no means diffuses into the active layer 8, for example. Note that if an Si<sub>3</sub>N<sub>4</sub> film is used instead of the SiO<sub>2</sub> film 3, for example, the same effects can be obtained.

Also, in the above embodiment, the glass substrate 1 that is less expensive than the quartz substrate is used and thus, a production cost of the MOS TFT can be reduced as well.

In the above embodiment, although the PSG film 2 is used as the diffusion blocking layer against the impurity ion, any film made of other kinds of materials can be adopted as long as the film has the diffusion blocking ability against the impurity ions such as Na<sup>+</sup>. For example, the Si<sub>3</sub>N<sub>4</sub> film (plasma Si<sub>3</sub>N<sub>4</sub> film) formed by a plasma CVD method can be adopted. In the case of using the plasma Si<sub>3</sub>N<sub>4</sub> film, the following advantages can be provided in addition to the same advantages as in the above embodiment. That is, hydrogen contained in the plasma Si<sub>3</sub>N<sub>4</sub> film is moved into the active layer 8 of the MOS TFT through the diffusion to cover a trap existent in the active layer 8, so that a trap density drops, thereby increasing an effective mobility µeff of the MOS TFT. Note that in the case of using the above plasma Si<sub>3</sub>N<sub>4</sub> film as the diffusion blocking layer against the impurity ion, if the amorphous silicon layer 7 is directly formed on the plasma Si<sub>3</sub>N<sub>4</sub> film, a number of interface levels are involved, so that interface characteristics are poor. However, if the SiO<sub>2</sub> film 3 is formed

between the plasma Si<sub>3</sub>N<sub>4</sub> film and the amorphous silicon layer 7, such a problem is solved to provide the satisfactory interface characteristics.

Also, in the above embodiment, the glass substrate 1 made of the soda lime glass is used as the substrate on which the thin film semiconductor element is to be formed, but it is needless to say that any substrate made of other kinds of materials can be used. For example, it is possible to use a substrate made of glass other than the soda lime glass, such as silicate glass or Pyrex glass (trademark), heat-resistant resin such as ceramics or polyimide, metals, and the like.

Note that in the above embodiment, the SiO<sub>2</sub> film 3 is formed for preventing the diffusion of phosphorous from the PSG film 2. However, it is also possible to dispense with the SiO<sub>2</sub> film 3 if not required.

# **Application**

In the above embodiment, the case has been described, in which the thin film semiconductor device according to the present invention is applied to the MOS TFT. However, the thin film semiconductor device according to the present invention is also applicable to another type of thin film semiconductor device.

## Effects of the Invention

With the thin film semiconductor device according to the present invention, the diffusion blocking layer against the impurity ion contained in the substrate is formed between the above substrate and the thin film semiconductor element, whereby the thin film semiconductor element can be kept from being polluted by the impurity ion contained in the substrate. Consequently, it is possible to manufacture the thin film semiconductor device with a high reproducibility as well as to provide the highly reliable thin film semiconductor device. Also, the substrate can be selected as needed

without any limitation on the selection depending on a purity of the substrate, which is extremely advantageous in terms of the production of the thin film semiconductor device.

# 4. Brief Description of the Drawing

Figure is a sectional view of a MOS TFT as an embodiment of a thin film semiconductor device in accordance with the present invention. Note that reference numerals used in the figure are as follows.

- 1...glass substrate
- 2...PSG film

(diffusion blocking layer against impurity ion)

- 5...source
- 6...drain
- 7...amorphous silicon layer
- 9...gate insulating film
- 10...gate electrode

DIALOG(R)File 352:Derwent WPI

(c) 2004 Thomson Derwent. All rts. reserv.

004431919

WPI Acc No: 1985-258797/198542

Thin film semiconductor device - has layer to stop diffusing impurity

ions contained in substrate NoAbstract Dwg 1/1

Patent Assignee: SONY CORP (SONY )

Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No Kind Date Applicat No Kind Date Week

JP 60170972 A 19850904 JP 8426878 A 19840215 198542 B

Priority Applications (No Type Date): JP 8426878 A 19840215

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

JP 60170972 A 6

Title Terms: THIN; FILM; SEMICONDUCTOR; DEVICE; LAYER; STOP; DIFFUSION;

IMPURE; ION; CONTAIN; SUBSTRATE; NOABSTRACT

Derwent Class: U12; U14

International Patent Class (Additional): H01L-027/12; H01L-029/78

File Segment: EPI

⑲ 日本国特許庁(JP)

①特許出顧公開

# ⑫ 公 開 特 許 公 報 (A)

昭60-170972

@Int.Cl.4

識別記号

庁内整理番号

❸公開 昭和60年(1985)9月4日

H 01 L 29/78

8422-5F 8122-5F

審査請求 未請求 発明の数 1 (全3頁)

⊗発明の名称 薄膜半導体装置

②特 関 昭59-26878

**会出 顧 昭59(1984)2月15日** 

砂発 明 者 林 久 雄 東京都品川区北品川6丁目7番35号 ソニー株式会社内

⑪出 願 人 ソニー株式会社 東京都品川区北品川6丁目7番35号

0代理人 弁理士土屋 膀 外1名

明 和 和

1. 発明の名称

薄膜半边体装置

2. 特許請求の範囲・

所定の基板と、この基板上に設けられている薄 膜半導体案子とをそれぞれ具備する薄膜半導体装 変において、上記基板と上配薄膜半導体案子との 間にこの基板に含まれている不純物イオンの拡散 肌止層を設けたことを特徴とする薄膜半導体装置。

3. 発明の詳細な説明

産業上の利用分野

本発明は、所定の結板とyこの基板上に設けられている調膜半導体素子とをそれぞれ具備する譲 膜半導体素子と

骨駄技術とその問題点

従来、この風の薄膜半導体装置として、石英雄 板上に形成されている薄膜トランジスタが知られ、 例えば板品ディスプレイ用として用いられている。 上述の薄膜トランジスタのように石英基板を用い た薄膜半導体装置においては、石英基板の純度が

本発明は、上述の問題にかんがみ、従来の薄膜 半導体装置が有する上述のような欠点を赴正した 顔膜半導体装置を提供することを目的とする。 発明の概要

本発明に係る薄膜半導体装置は、所定の基板と、 この基板上に設けられている薄膜半導体素子とを それぞれ具備する薄膜半導体装置において、上記 塩板と上記薄膜半導体素子との間にこの落板に含まれている不純物イオンの拡散阻止層を設けてい る。このように構成することによって、基板に含まれている不純物イオンによる弾膜半導体素子の 汚染を防止することができ、このため信頼性の高い の環膜半導体装置を提供することができると共に、 譲膜半導体装置を再現性良く製造することができる。

#### 夹施例

以下本発明に係る薄膜半導体装置をMOS T ドアに適用した一実施例につき図面を参照しなが ら既明する。

図面に示すように、本実施例によるMOS TFTにおいては、例えばソーダ石灰ガラスから成るガラス基板 1 上に不純物イオンの拡散阻止層としての例えば膜厚5000 人のPSG膜2が形成され、このPSG膜2上に例えば膜厚5000 人のSiOェ膜3が形成されている。なおこれらのPSG膜2及びSiOェ限3は例えばCVD法により形成することが

できる.

上記SiO\*膜3上には例えば A & から成るソース 5 及びドレイン6 が形成され、これらのソース 5 及びドレイン 6 とSiO\*膜3 との上に非記賀シリコン層 7 が形成されている。なおソース 5 とドレイン 6 との間に M O S T P T の話性 版 8 が構成される。また非晶質シリコン層 7 上にはSiO\*膜から成るゲート絶縁膜9が形成され、このゲート絶縁膜9上には例えば A & から成るゲート電極 1 0 が形成されている。

上述の実施例においては、ガラス基板1上にPSG膜2及びSiOx膜3を形成し、このSiOx膜3上に環膜半退体素子、即ちソース5、ドレイン6、ゲート電極10等から成るMOS TFTを形成しているので次のような利点がある。即ち、PSG膜2は特にNa・、K・等のアルカリイオンに対して拡散阻止能を有するため、MOS TFTの製造後または製造中にガラス基板1に含まれている例えばNa・かPSG膜2を通ってMOS TFTに侵入することがない。従って、活性層8がNa・

等によって汚染されることがないので、 M O S T F T の 製造後及び製造中のいずれにおいても V で が 変化 することがない。 このため、 M O S T F T の 信頼性を高くすることができると共に、 M O S T F T を 可 現性良く製造することができる。

またPSG膜2上にリンに対して拡放阻止能を 有するSiOェ膜3を形成しているので、MOS T FTの形成のために行う熱処理時等にPSG膜2 に含まれているリンが例えば活性層8に拡散する ことがない。なおSiOェ膜3の代わりに例えばSi。N。 膜を用いても同様な効果が得られる。

また上述の実施例においては、石英基板に比べて実価なガラス基板1を用いているので、MOS TPTの製造コストを低減することもできる。

上述の実施例においては、不純物イオンの拡散 阻止層としてPSG膜でを用いているが、Na・等 の不純物イオンに対して拡散阻止臨を有していれ ば他の種類の材料から成る膜を用いてもよく、例 えばプラズマCVD 法により形成されたSiaN。膜 (プラズマSiaN。膜)を用いてもよい。この プ ラズマSlaN。 既を用いた場合には、上述の実施例と同様な利点に加えて次のような利点がある。即ち、プラズマSlaN。 既には散移動してこの活性層 8 に拡散移動してこの活性層 8 中に存在するトラップ M O S TP T の実効移館 度が減少し、このため M O S TP T の実効移館 度の peff が大きくなる。 なお 不純物 保 を用 として上述のプラズマSlaN。 膜を用 シリン を形成すると P SlaN。 膜と非晶質シリンなくない、プラズマSlaN。 膜と非晶質シリンなくなり、即面に Sio z 膜 3 を形成すればこの間に Sio z 膜 5 を形成らい、 p 面 特性が良好である。

### 持圍昭60-170972 (3)

を用いてもよい。

なお上述の実施例においては、PSC膜2からのリンの拡散を防止するためにSiOx膜3を形成しているが、このような必要がない場合にはSiOx膜3を省略することも可能である。


#### 応川例

上述の実施例においては、本発明に係る薄膜半 み体装置をMOS TPTに適用した場合につき 説明したが、他の種類の薄膜半導体装置にも本発 別に係る薄膜半導体装置を適用することができる。 発明の効果

 薄膜半導体装置の製造上極めて好都合である。 4. 図面の簡単な製明

図面は本発明に係る薄膜半率体装置の一実施例 としてのMOS TドTの断面図である。

なお図面に用いた符号において、



である.